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Abstract—By using a Monte Carlo simulator, the static and
dynamic characteristics of 50-nm-gate AlInAs–GaInAs -doped
high-electron mobility transistors (HEMTs) are investigated. The
Monte Carlo model includes some important effects that are
indispensable when trying to reproduce the real behavior of the
devices, such as degeneracy, presence of surface charges, T-shape
of the gate, presence of dielectrics, and contact resistances. Among
the large quantity of design parameters that enter the fabrication
of the devices, we have studied the influence on their performance
of two important factors: the doping level of the -doped layer,
and the width of the devices. We have confirmed that the value of
the -doping must be increased to avoid the reduction of the drain
current due to the depletion of the channel by the surface potential.
However, a higher -doping has the drawback that the frequency
performance of the HEMTs is deteriorated, and its value must be
carefully chosen depending on the system requirements in terms
of delivered power and frequency of operation. The reduction
of the device width has been also checked to improve the cutoff
frequencies of the HEMTs, with a lower limit imposed by the
degradation provoked by the offset extrinsic capacitances.
Index Terms—AlInAs–GaInAs, cutoff frequency, high-electron
mobility transistor (HEMT), high-speed devices, Monte Carlo sim-
ulation, parasitic resistances and capacitances, semiconductor de-
vice design and fabrication, small signal equivalent circuit.
I. INTRODUCTION
WITH THE recent development of broadband and satellitecommunications, one of the main objectives of modern
microelectronics is the fabrication of devices with increasing
cutoff frequency and low noise figure. Even if heterojunction
bipolar devices (HBTs) have reached a good frequency per-
formance, their noise level is much higher than in field effect
devices. Thus, the state-of-the-art of high-frequency and low-
noise performance is achieved by unipolar devices, mainly high-
electron mobility transistors (HEMTs) [1]–[3]. With InP-based
HEMTs using the AlInAs–GaInAs material system, it is pos-
sible to reach of more than 560 GHz [4] and up to
600 GHz [5], improving those of usual GaAs-based pseudomor-
phic HEMTs.
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In order to further improve the performance of the devices,
their gate length must be reduced down to the technological
limit (that nowadays has reached 25 nm [4]). However, shorter
gates involve an increase of short-channel effects that limit the
microwave performance of the HEMTs. To avoid these prob-
lems, the layer structure and device geometry have to be cor-
rectly designed. With the use of computer simulation, the design
optimization can be made in a short time and with no waste of
money. In this paper, we will make use of a semiclassical Monte
Carlo (MC) model to obtain the static and dynamic character-
istics of 50-nm and 100-nm-gate HEMTs and to check the in-
fluence of the downscaling on the device performances. Special
importance will be given to the extraction of the extrinsic cutoff
frequencies ( and ) of the HEMTs, since these are the
key figures of merit for high frequency applications. This is the
first time, to our knowledge, that their values have been obtained
through an MC simulation
In Section II, the basic features of the MC simulation will
be presented, and then in Section III, the results of the simula-
tions will be compared with experimental measurements of dc
and dynamic characteristics of a similar HEMT. By using this
tool, we will try to optimize the value of two of the most impor-
tant design parameters: the doping level of the -doped layer
in Section IV, and the width of the devices in Section V. For
this reason, results with different values of these parameters (al-
ways inside of the technological possibilities) will be shown,
and their influence on the static and dynamic characteristics of
the HEMTs will be analyzed.
II. MONTE CARLO MODEL
Classical modeling of electronic devices meets important
difficulties when dealing with ultrashort gate HEMTs. The
small size of these devices leads to the appearance of very high
electric fields inside them, and consequently hot carrier effects
[6], that can only be adequately reproduced by using the MC
technique [7]. Moreover, in the case of heterojunction devices,
the electron confinement can also give rise to quantum effects
such as degeneracy, energy quantization in the channel, and
tunneling from the channel to the gate. If a correct description
were required it would be necessary to self-consistently solve
Poisson and Schrödinger equations, which, for the moment,
is an unaffordable task in terms of computation time for a
dynamic simulation. In order to overcome these difficulties,
we will make use of a semiclassical MC model that locally
takes into account the effect of the degeneracy by using
the rejection technique [8]. The rest of quantum effects are
0018-9383/04$20.00 © 2004 IEEE
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Fig. 1. Equivalent circuit of the HEMTs (the position of the capacitance C
is shown but it is not considered in the calculations). The shaded area represents
the intrinsic elements obtained through the MC simulation, and the outer dotted
box encloses the “intrinsic” equivalent circuit from the point of view of the
experimental measurements:L = 1 pH, L = L = 25 pH, C = 1 fF,
C = (220 fF=mm)W , R = (250 
=mm)W=3n (n is the number
of gate fingers, which in this work will be always 2),R = (0:25 
 mm)=W ,
and R = (0:35 
  mm)=W .
not considered in order to keep the calculation time at an
acceptable level. More details about the two-dimensional (2-D)
MC model can be found elsewhere [9]–[14]. The validity
of this approach has been checked in previous works by
means of the comparison with experimental results of static
characteristics, small-signal behavior and noise performance
of an InP lattice-matched 100-nm-gate HEMT [9], [10].
Using this MC simulator as analyzing tool, we will present
a microscopic investigation of a lattice matched 50-nm-gate
-doped – HEMTs that will
allow predicting some design rules for the fabrication of these
devices.
Impact ionization mechanisms are not considered in this ver-
sion of the simulator since in this work we are restricted to low
values of (0.5 V), where kink effect due to the appearance of
impact ionization is not present in lattice-matched HEMTs (or is
extremely weak). On the other hand, it has been experimentally
found [15], and we have confirmed in our simulations [16], that
kink effect is a slow process, only affecting the low-frequency
behavior (up to some MHz) of the devices.
The intrinsic small-signal equivalent circuit of the HEMTs
has been calculated taking as a basis their -parameters, ob-
tained by using the classical MC technique [17]. The equivalent
circuit must take into account the “extrinsic” (from the point
of view of MC simulation) geometric capacitances , ,
and , which are not included in the MC simulation, but from
the point of view of the measurements are within the intrinsic
section of the circuit [10]. The complete equivalent circuit is
shown in Fig. 1, where the shaded area represents the intrinsic
elements that are obtained from the MC simulation, while the
dotted box encloses the “intrinsic” equivalent circuit from the
point of view of experimental measurements. For the 50-nm
HEMT we have taken for , , and the same values
as for the 100-nm one ( fF mm, fF mm
and ) since these geometrical capacitances are prac-
tically independent of the gate length. The -parameter mea-
surements were made in the 0.5–50 GHz frequency range and
the small-signal equivalent circuit extracted using the cold FET
method [18]. It is important to take into account the dependence
Fig. 2. Output characteristics of the real 70-nm-gate and the simulated
50-nm-gate HEMT with  = 6 10 cm .
of the parasitic elements on the device width (that corre-
sponds to the nonsimulated dimension in the 2-D MC model).
While the source, gate and drain inductances, ( , , and ,
respectively) and the gate pad capacitance are almost in-
dependent of , the gate resistance and drain pad capac-
itance are proportional to , and the source and drain
resistances ( and , respectively, representing the nonsim-
ulated part of the contact resistances) to .
III. COMPARISON WITH EXPERIMENTAL RESULTS
The previously explained MC model has been used to
improve the fabrication process of sub-100-nm-gate InP based
pseudomorphic HEMTs [19]. In the optimized layer structure
used for the fabrication, the gate-to-channel distance has been
fixed at 11.5 nm and the doping at 6 cm . The
gate-to-channel distance cannot be further reduced in order to
prevent for gate-tunneling current. To improve the Schottky
contact characteristics and the confinement of electrons in the
channel, the aluminum content in the AlInAs layers has been
fixed to a value of 0.65. Moreover, in the channel we have
used an indium content of 0.65 to improve the carrier transport
properties. Even if the projected gate length was 50 nm, the
difficulties of the technological process (whose details are
given in [19]) result, in the most favorable case, in a slightly
longer gate of 70 nm. We will therefore compare the MC
model with measurements of the best device that we have been
able to fabricate. Even if it is not exactly the same device, the
comparison of the simulation with these experimental results
can be very useful to identify effects not included in the model,
like the influence of the gate leakage current on the high
frequency behavior of the HEMTs.
We will first compare the MC current–voltage ( – )
characteristics with those measured in the real device with
m. As observed in Fig. 2, even if the real and
the simulated HEMTs are not exactly the same, the results
of the simulation for the – curves are quite similar to the
experimental measurements. Even if this similarity could be
considered to be surprising, it can be explained in terms of the
opposite influence of the two main differences between the
real and simulated devices, namely, the gate length and the In
content of the channel. The longer gate of the fabricated 70-nm
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Fig. 3. Values of U and jh j measured in the real 70-nm-gate HEMT and
simulated in the 50-nm-gate HEMT with  = 6  10 cm for the bias
point where the maximum f is obtained (V = 0:1 V). Also the value of U
calculated including gate shunt resistance (R = 60 K
) is plotted.
pseudomorphic HEMT dete-
riorates the device performance (with respect to the simulated
50-nm lattice matched HEMT), which is compensated by the
better electron confinement and the improved carrier mobility
in the channel.
In Fig. 3, the experimental values of and are com-
pared with those obtained from the MC simulation. The discrep-
ancy in the values of at low frequency GHz comes
from the absence of gate leakage current within the MC model.
This effect can be modeled by including in the equivalent cir-
cuit of the HEMTs (Fig. 1) a gate-drain resistance in par-
allel with . In Fig. 3, the values of calculated using
K (in good agreement with the measured values)
are also plotted, showing clearly that the presence of this shunt
resistance introduces a new pole in at low frequency, while
remains unchanged. In this way, the overall agreement
between the MC simulations and the experimental results is re-
markably good.
This result shows clearly that the effect of the gate leakage
current (coming from tunneling or from impact ionization-gen-
erated holes) appears at “low frequency” (in this case 10 GHz)
and do not influence the calculation of both and . How-
ever, the frequency up to which the devices show a degraded
performance increases with the gate current and, therefore, its
value must be kept to the minimum.
IV. INFLUENCE OF THE -DOPING
A. Static Characteristics
In [9] and [10], it was shown that our MC model gives a
correct estimation of the static characteristics, small-signal be-
havior and noise performance in the case of the 100-nm-gate-
HEMT whose geometry is shown in Fig. 4(a). To avoid con-
siderable short-channel effects, it is convenient to keep constant
the aspect ratio (gate length over gate-to-channel distance) when
the gate length is reduced. Therefore, the layer structure must
be changed with respect to that of the 100-nm-gate HEMT: the
gate-to-channel distance must be reduced. However, some con-
straints must be taken into account. First, the reduction of the
gate-to-channel distance can lead to the appearance of a notice-
able gate leakage current due to the tunneling of electrons to
Fig. 4. Geometries of the simulated (a) 100-nm-gate and (b) 50-nm-gate
HEMTs.
the channel, thus degrading the device performance. To min-
imize this effect, the lower limit for this distance is approxi-
mately 100 . Tunneling is not considered in the simulation and
it can only be detected by means of the experimental measure-
ment of the gate leakage current. Moreover, in the scaling down
process, the value of the charge of the -doping plane is a key
parameter, since it must be sufficiently low to avoid conduc-
tion through this layer, but high enough to fill up the channel.
The -doped layer must also be able to screen the influence of
the surface charge placed on the recess, thus avoiding the de-
pletion of the channel effect that depends also on the gate-to-
channel distance. The result of the addition of these effects will
be analyzed through the MC simulation of the characteristics
of the transistor when using different values for the -doping.
Taking into account all these constraints, we have performed
simulations of the 50-nm-gate
(lattice-matched on InP) HEMTs whose geometry is shown in
Fig. 4(b) with four different values for the -doping: 5, 6, 7,
and 8 cm . The lowest -doping (5 cm ) is the
same as that used in the fabrication of the 100-nm-gate HEMT
previously studied [9], [10]. Even if the gate-to-channel distance
has been reduced from 20 to 12 nm, the attempt to avoid tun-
neling current makes the aspect ratio decrease from 5.0 to 4.2.
Consequently, short-channel effects are expected to be more im-
portant in the 50-nm than in the 100-nm-gate HEMT.
The intrinsic output characteristics – for the 100-nm
and 50-nm HEMTs are shown in Fig. 5. Comparing Fig. 5(a)
and (e) we can observe that, with the same -doping of
5 cm the current decreases when the gate length is
reduced from 100 to 50 nm, although an increase was expected
(due to an enhanced velocity overshoot of the electrons in
the channel). The cause for this degradation of the transport
properties is the depletion of the channel provoked by the
surface charges lying in the bottom of the recess, whose effect
on the potential distribution reaches the channel due to the
reduction of the gate-to-channel distance in the 50-nm-gate
HEMT. To solve this problem the value of the -doping must
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Fig. 5. (a)–(d) I –V characteristics for the 50-nm-gate HEMTs with different values of the -doping: 5, 6, 7, and 8 10 cm . (e) The 100-nm-gate HEMT
(with  = 510 cm [9] [10]. (f) Transfer characteristics (I –V gs at V = 0:5V) for the 100-nm and 50-nm-gate HEMTs. In (a)–(d), the uppermost curves
correspond to V = 0:45 V, and the increment is V = 0:1 V. The gate built-in potential is taken to be 0.75 V.
be raised, thus increasing the current provided by the device
[Fig. 5(b)–(d)]. For a better comparison of the current level
provided by the devices, their intrinsic transfer characteristics
( for V) are plotted in Fig. 5(f), showing also
how the transconductance [the slope of the curves, also shown
in Fig. 6(a)] of the 50-nm HEMTs is largely improved when the
-doping is increased. However, the increase of the -doping
has also its negative counterpart. First, as can be observed in
Fig. 5(f), it is more difficult to achieve the channel pinchoff
(the threshold voltage is more negative). Also, high values of
the -doping can lead to conduction through the -doped layer
(parasitic channel), thus increasing the drain conductance
[Fig. 6(b)], and degrading the extrinsic performance of the
device. The intrinsic voltage gain [Fig. 6(c)] can be used
as an indicator of this effect, since, as it will be shown later, it
strongly affects the value of ( must be maximized
to obtain the best frequency performance). For the devices with
cm , is improved for the 50-nm HEMT
with respect to the 100-nm one.
The dependence with the -doping of the previously shown
magnitudes can be explained with the help of Fig. 7, where the
sheet carrier density in the channel of the 50-nm-gate HEMT
is plotted versus the longitudinal position . It can be noticed
that for the lowest -doping (5 cm ) the surface charge
placed at the bottom of the recess is partially depleting the
channel. When the -doping is raised to 6 cm , in
addition to the increase of electrons in the whole channel, the
effect of the surface charge on the channel is almost completely
screened. If the -doping is further increased the only conse-
quence is the enhancement of the number of electrons in the
channel. This explains the considerable increase of current and
when passing from 5 to 6 cm as compared with
the slight improvement obtained when the -doping surpasses
this value.
B. Intrinsic Small Signal Equivalent Circuit
In Fig. 8, the capacitive elements of the intrinsic small-signal
equivalent circuit are shown [calculated by including the effect
Fig. 6. (a) Transconductance g , (b) drain conductance g , and (c) intrinsic
voltage gain g =g as a function of the drain current for the 100-nm-gate
HEMT and the 50-nm-gate HEMTs with different values of the -doping. The
intrinsic drain voltage is 0.5 V.
of , , and (Fig. 1)]. As usual, the highest of the
three intrinsic capacitances is , and, as expected from ge-
ometrical considerations, its value is lower when reducing the
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Fig. 7. Sheet-carrier density in the channel of the 50-nm-gate HEMT as a
function of the position for different values of the -doping and V = 0:5 V,
V =  0:3 V. The location of the gate electrode and the recess is also shown.
gate length from 100 to 50 nm. In Fig. 8(a), another undesirable
effect of a higher -doping can be also observed; the increase of
. On the other hand, and [Fig. 8(b)] are almost in-
dependent of the -doping. However, while is lower for the
50-nm HEMT than for the 100-nm one (also due to its smaller
gate length, similarly to ), the value of increases when
reducing the gate due to the stronger injection of electrons into
the buffer (short channel effect, thus leading to the values of the
ratio, also an important figure of merit of the transis-
tors, shown in the inset of Fig. 8(a). Finally, the intrinsic cutoff
frequency increases with the higher -doping
since the enlargement of is more pronounced than that of
[Fig. 8(c)].
C. Extrinsic Frequency Performance
We have to note that the intrinsic cutoff frequency of the de-
vices does not take into account either the increase of , or the
influence of the and capacitances nor the contact par-
asitics. To characterize the extrinsic frequency performance of
the devices and are to be used instead of . The values
of the power gain with short-circuited output and the uni-
lateral power gain for the 50-nm-gate HEMTs with
cm and cm are plotted in Fig. 9 as a func-
tion of frequency. It can be seen that at low frequencies, as long
as the standard small signal equivalent circuit (shown in Fig. 1)
is valid, both and show a 20 dB/dec decay, as expected
from the theoretical analysis of such equivalent circuit [6], [20].
When increasing the frequency over 50 GHz, the low-frequency
equivalent circuit is not valid any more (the values that we ob-
tain for the different elements become frequency dependent).
At these frequencies not only the influence of the parasitic ele-
ments is important, but also a more complicated intrinsic equiv-
alent circuit should be considered (a drain-to-channel capaci-
tance associated to the dipole domain created in the high
field region under the drain part of the gate, must be added [6],
[20], [21]), thus, leading to a different frequency dependence of
the device gains.
However, we have to stress that in our case, the dynamic be-
havior of the devices is not represented by means of an equiv-
alent circuit but by their -parameters. Therefore, the intrinsic
frequency dependence of and is not imposed by our
Fig. 8. (a) Gate-source C , gate-drain C , and (b) drain-source C ,
capacitances and (c) intrinsic cutoff frequency f of the devices as a function
of I for V = 0:5 V. The inset shows the C =C factor.
model but, on the contrary, it is the direct result of the MC sim-
ulation. Nevertheless, even if we are not making any assumption
about the intrinsic equivalent circuit of the devices, the configu-
ration and the values of the extrinsic elements correspond actu-
ally to a model, which has only been checked to be valid at low
frequency (the equivalent circuit reproduce the experimental dy-
namic response). In fact, at high frequencies the description of
the access reactances by means of series inductances ( and
) and parallel capacitances ( and ) may not be com-
pletely adequate. As a consequence of the uncertainty about the
model for the parasitics we do not trust the high frequency de-
pendence of over 50–100 GHz (whose value is mainly
determined by the values of and ) and only the extrapo-
lated value of will be considered. On the contrary, the values
of (even at high frequency) are not affected by the model
used for the extrinsic elements of the equivalent circuit since,
by definition of unilateral gain, their effects are compensated
by an external passive feedback network in order to make the
device unilateral. As a consequence, the values that we obtain
for by extrapolating the “low-frequency” behavior of
(the usual technique for the experimental determination of ,
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Fig. 9. Unilateral gain U versus frequency for the 50-nm-gate HEMTs with
 = 5 10 cm (W = 30 and 100 m) and  = 8 10 cm (W =
100 m) together with the extrapolations of their “low frequency” behavior
(decay of 20 dB/dec) for V = 0:5 V and the V giving the maximum f .
The inset shows the enlargement of the frequency range for which U of the
devices withW = 100 m go to unity (0 dB).
since measurements are only possible up to less than 200 GHz)
generally do not coincide with the frequencies for which goes
to unity. Therefore, a distinction between extrapolated and exact
values of will be made in the following.
The values of at high frequencies show a faster decay than
the theoretical 20 dB/dec, thus, resulting in values lower
than expected by extrapolating the “low-frequency” decrease
(Fig. 9). This happens since the presence of in the equiv-
alent circuit provokes a positive feedback in the device that in-
creases the gain at low-frequency. Its influence on could be
approximated by taking out of the model and using a lower
value for [21], which is the assumption that we make in
the experimental measurements. However, when is signifi-
cant, neither this reduced value of nor the extrapolated
agree with their real values. Moreover, can show a resonance
peak (also due to the effect of ) when parasitics are negli-
gible and the condition is fulfilled [6], [20].
Thus, this will only happen for (i) low values of (when
is small and parasitics can be neglected) and (ii) high values
of and nonnegligible (since is much lower than
). This is the case shown in Fig. 9 for cm and
m. At the resonant frequency another pole is added
to the frequency behavior of , thus passing from the “low-fre-
quency” 20 dB/dec decay to a stronger one of 40 dB/dec [6],
[20], [21] and leading to a substantial difference between the
extrapolated and the exact values of as can be observed in
Fig. 9.
The dependence on the -doping of the maximum values of
of the HEMTs with m obtained both from
the extrapolation of the “low-frequency” behavior and from the
exact high-frequency dependence of are shown in Fig. 10(a).
Even if a considerable difference between extrapolated and
exact values of the of the 50-nm HEMTs is observed,
they follow the same trend; a degradation of their value when
increasing the -doping. Indeed, for cm the
extrapolated and exact values of approaches the values
corresponding to the 100-nm-gate HEMT (329 and 256 GHz,
Fig. 10. Maximum values of (a) f and (b) f and f as a function of the
-doping for the 100-nm and 50-nm HEMTs for V = 0:5 V and the V
giving the maximum f (or f ). The width of the devices isW = 100 m.
respectively). On the other hand, the maximum values of
[Fig. 10(b)] show a significant parallelism with the results of
the intrinsic [Fig. 8(c)] since the “low frequency” behavior
of (and consequently the extrapolated ) only takes into
account the influence of the extrinsic resistances and capaci-
tances on the intrinsic transconductance and gate capacitance
of the device.
V. INFLUENCE OF THE DEVICE WIDTH
The intrinsic MC simulation of the devices does not depend
on the device width, since the only output parameter is the
current, which scales linearly with . However, the different
dependence on of the extrinsic elements of the equivalent
circuit makes the extrinsic dynamic behavior of the device to
be dependent on . Indeed, as shown in Fig. 9, depends
on the value of the parasitic resistances (and, consequently,
of ) but is independent of the parasitic capacitances and
inductances since, by definition of unilateral gain, their effects
can be compensated by an external passive feedback network.
Conversely, (power gain with short-circuited output)
strongly depends on the value of every parasitic element, but
mainly at high frequency and therefore the extrapolated value
of remains almost unchanged with .
The values of (exact and extrapolated) and as a func-
tion of for the 50-nm HEMT with cm are
plotted in Fig. 11 for V and the giving the max-
imum (or ). One important remark that must be made
before performing the analysis of the dependence on of the
frequency behavior of the HEMTs is that the results shown pre-
viously (Fig. 9) were obtained by using a model for the extrinsic
capacitances that considers , , and to be directly
proportional to . However, for very short these geometric
capacitances do not actually vanish but reach a certain saturation
value due to fringing effects. This offset (the value that the ca-
pacitances take for ) makes the relative effect of the par-
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Fig. 11. (a) Extrapolated and exact f and (b) extrapolated f for the
50-nm HEMTs with  = 8  10 cm as a function of the width of the
devices for V = 0:5 V and the V giving the maximum f (or f ). Three
different models for the extrinsic capacitances are used; (solid lines) without
offset, (dashed lines) with offset of 1 fF and (dotted lines) 3 fF. The inset shows
the values of C and C in the different models.
asitic capacitances more important and leads to a deterioration
of the values of both and . In Fig. 11(a) we have also rep-
resented the values of obtained by considering offset ca-
pacitances of 3.0 fF for and , respectively, ( does
not affect the value of ). These values have been chosen
according to the experimental measurements of these parame-
ters as a function of in 100-nm-gate-HEMTs. The values ob-
tained with lower offset capacitances of 1.0 fF are also plotted
in order to show their effect on and . The inset of Fig. 11
shows the values of and used in the three models.
In Fig. 11, it can be observed that when using the model
without offset capacitances the values obtained for (both
exact and extrapolated) considerably increase when reducing
, thus ratifying the importance of reducing the gate resistance
to optimize the extrinsic behavior of the devices [9]. However,
the strong increase of the extrapolated value is fictitious, since it
is affected by the previously commented low frequency increase
of associated to . Focusing on the exact value of
(that seems to be more realistic than the extrapolated value),
Fig. 11(a) shows that it increases when decreasing , reaching
a quasisaturated value when is lower than 10–20 m. How-
ever, if the correct model for the parasitic capacitances (with
offset values) is used, we can appreciate that the value of
first increases when reducing , but only down to a certain
value of , for which begins to decrease. Therefore, the
maximum value of is obtained for an intermediate value
of , around 50 m if the experimental offset values are used
(3.0 fF) and around 30 m if the offset is reduced to 1 fF. In
the figure we can clearly observe that the maximum achievable
is greatly deteriorated because of the offset capacitances.
We have also checked that the most important contribution to the
degradation of is the offset value of since it acquires a
higher relative importance with respect to the total value of
(which is much lower than ). The increase of the total
leads to the decrease of the factor, and consequently
to the decrease of . A similar effect is observed in the case
of , Fig. 11(b), thus showing that the operating frequency of
the HEMTs can be improved by reducing the value of the offset
parasitic capacitances by means of the optimum design of the
device masks to avoid the fringing capacitances. Special impor-
tance must be given to the reduction of the offset of , since
it leads to a significant decrease of both and . It is also
important to choose the optimum value for the device width to
reach the best possible performance. However, in this case we
have not a great freedom to choose , mainly at very high fre-
quencies, since must be decreased when increasing the oper-
ating frequency of the devices to avoid problems of impedance
matching of the devices [10].
VI. CONCLUSIONS
By using a 2-D MC model, we have performed simulations of
50-nm-gate AlInAs–GaInAs lattice matched HEMTs with dif-
ferent values of -doping and widths of the devices in order
to determine the values of these technological parameters pro-
viding the optimum high-frequency performance (characterized
by the maximum and ).
We have checked that the effect of the surface charges can
reach the channel and reduce the drain current flowing through
the HEMTs and that this influence can be avoided by raising
the value of the -doping (thus also increasing , and the
extrapolated value of ). However, by increasing the -doping
the value of is deteriorated. Therefore, the -doping must
be chosen as a tradeoff between high on one hand and high
on the other hand. Moreover, for applications needing a
minimum amount of ac power, the value of the -doping of the
HEMTs must be sufficiently high to provide enough current.
The dependence of at high frequency has also been studied
showing that the values obtained for by extrapolating the
“low-frequency” behavior of the unilateral gain provide much
higher values than the exact frequencies for which go to unity.
When trying to optimize the width of the devices it is impor-
tant to choose a good model for the parasitic capacitances ,
, and , since their value is not strictly proportional to
, but they have an offset value when equals to zero. We
have observed that these offset capacitances become important
when reducing (which is necessary for high frequency ap-
plications) degrading the values of and . Therefore, the
appropriate value for must be also carefully chosen to ob-
tain the best frequency performance, taking into account that
its value must be low enough (depending on the operating fre-
quency) to allow the impedance matching of the devices. We
have also confirmed that important design efforts must be made
to reduce the value of these offset capacitances (mainly that of
) since it can lead to a significant improvement of the fre-
quency performance of the devices.
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